

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/697,981	10/31/2003	Meir Avraham	246/194	8963
7590 07/14/2006		EXAMINER		
DR. MARK FRIEDMAN LTD. C/o Bill Polkinghorn			SIDDIQUI, SAQIB JAVAID	
Discovery Dispatch 9003 Florin Way Upper Marlboro, MD 20772			ART UNIT	PAPER NUMBER
			2138	
			DATE MAILED: 07/14/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

ı		Application No.	Applicant(s)				
Office Action Summary		10/697,981	AVRAHAM, MEIR				
		Examiner	Art Unit				
		Saqib J. Siddiqui	2138				
Period fo	The MAILING DATE of this communication apports Reply	ears on the cover sheet with the c	correspondence address				
WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANS and the may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. It period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status							
1) 又	Responsive to communication(s) filed on 08 M	av 2006.					
2a)⊠		action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
,—	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4) 🖂	4)⊠ Claim(s) <u>1-23 and 26-28</u> is/are pending in the application.						
,	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1-23 & 26-28</u> is/are rejected.						
7)	Claim(s) is/are objected to.						
8)□	Claim(s) are subject to restriction and/or election requirement.						
Applicat i	on Papers						
9) The specification is objected to by the Examiner.							
· <u> </u>	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	ınder 35 U.S.C. § 1 <u>1</u> 9						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Application its documents have been received in the contraction (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachmen	• •	∆	(DTO 412)				
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Light Interview Summary Paper No(s)/Mail Da					
3) 🔲 Infor	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	5) Notice of Informal P 6) Other:	Patent Application (PTO-152)				

Art Unit: 2138

DETAILED ACTION

Applicant's response was received and entered May 08, 2006.

- Claims 1-23 & 26-28 are pending. Claims 1, 3-4, 7, 9-10, 12, 14 15, 18-21, 23, 26, & 27 are amended.
- Claims 24-25 are canceled.
- Application is currently pending.

Response to Amendment

Applicant's arguments and amendments with respect to amended claims 1, 3-4, 7, 9-10, 12, 14-15, 18-21, 23, 26, & 27, previously presented claims 2, 5-6, 8, 11, 13, 16-17, 22, & 28 filed May 08, 2006 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.

- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-2, 4-6, 8, 9-10, 12, & 14-15 are rejected under 35 U.S.C. 103 (a) as being unpatented over Chesley US Pat no. 4,333,142 and further in view of Applicant Admitted Prior Art (AAPA).

As per claim 1:

Chesley substantially teaches a method of testing an electronic device that includes a CPU (Fig 2 # 22) and at least one memory (Fig 1 # 13), comprising the steps of: testing the at least one memory (column 1, lines 40-42), using the CPU (column 1, lines 40-42); and testing the CPU (column 1, lines 42-44).

Chesley does not explicitly teach the method of assembling the CPU and memory on separate chips.

However, AAPA in an analogous art teaches assembling, fabricating and packaging the CPU and memory in one embodiment (page 1, lines 13-23). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of testing presented in Chesley's invention to test SIP, since one of ordinary skill in the art would have realized that using Chesley's method to test SIP would decrease the duration of testing and reduce the number of testing pins. Further it should be noted that despite the fact that both the CPU and memory are placed on the same chip, it would have been obvious to one of ordinary skill in the art at the time the invention was made to

Art Unit: 2138

place the CPU on a different chip as that from memory, since it has been held that rearranging parts of an invention involves only routines skill in the art. *In re Japikse*, 86 USPQ 70.

As per claim 2:

Chesley/AAPA teaches the method wherein said testing of the CPU is effected subsequent to said testing of the at least one memory (column 3, lines 37-39).

As per claim 3:

Chesley/AAPA teaches the method further comprising the step of: loading a testing program into one of said at least one memory (Fig 3, # 27, column 3, lines 1-2), the CPU then testing at least one of said at least one memory by executing said testing program (column 3, lines 2-6).

As per claim 4:

Chesley/AAPA teaches the method further comprising the step of: storing results of said testing of said at least one memory in one of said at least one memory, by the CPU (Fig 3 # 24, column 3, lines 5-9).

As per claim 5:

Chesley/AAPA teaches the method; wherein said testing of the CPU includes reading said stored results from said one of said at least one memory (column 3, lines 37-39).

As per claim 7:

Chesley substantially teaches a method of testing an electronic device that includes a CPU (Fig 2 # 22) and at least one memory (Fig 1 # 13),

comprising the steps of: testing the at least one memory (column 1, lines 40-42), using the CPU (column 1, lines 40-42); and testing the CPU (column 1, lines 42-44).

Chesley does not explicitly teach the method of assembling the CPU and memory on separate chips.

However, AAPA in an analogous art teaches assembling, fabricating and packaging the CPU and memory in one embodiment (page 1, lines 13-23). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of testing presented in Chesley's invention to test SIP, since one of ordinary skill in the art would have realized that using Chesley's method to test SIP would decrease the duration of testing and reduce the number of testing pins. Further it should be noted that despite the fact that both the CPU and memory are placed on the same chip, it would have been obvious to one of ordinary skill in the art at the time the invention was made to place the CPU on a different chip as that from memory, since it has been held that rearranging parts of an invention involves only routines skill in the art. In re-Japikse, 86 USPQ 70.

As per claim 8:

Chesley/AAPA teaches the method wherein said testing of the CPU is effected subsequent to said testing of the at least one memory (column 3, lines 37-39).

As per claim 9:

Art Unit: 2138

Chesley/AAPA teaches the method, further comprising the step of: loading a testing program into the volatile memory, the CPU then testing at least one of the memories by executing said testing program (column 3, lines 47-49).

As per claim 10:

Chesley/AAPA teaches the method further comprising the step of: storing said testing program in the nonvolatile memory (column 3, lines 7-10), said loading of the testing program into the volatile memory then being from the nonvolatile memory (column 3, lines 47-49).

As per claim 11:

Chesley/AAPA teaches the method wherein said loading of the testing program from the nonvolatile memory to the volatile memory is effected by the CPU (column 3, lines 47-49).

As per claim 12:

Chesley/AAPA teaches the method further comprising the step of: storing results of said testing in the nonvolatile memory, by the CPU (Figure 2 # 28, column 3, lines 49-54).

As per claim 13:

Chesley/AAPA teaches the method wherein said testing of the CPU includes reading said stored results from said nonvolatile memory (column 3, lines 55-60).

As per claim 14:

Chesley/AAPA teaches the method further comprising the step of: storing a testing program in the nonvolatile memory (column 3, lines 7-10), the CPU

Art Unit: 2138

then testing at least one of the memories by executing said testing program directly in said nonvolatile memory (column 3, lines 10-16).

As per claim 15:

Chesley/AAPA teaches the method of claim 14, further comprising the step of: storing results of said testing in the nonvolatile memory, by the CPU (column 3, lines 30-37).

As per claim 16:

Chesley/AAPA teaches the method, wherein said testing of the CPU includes reading said stored results from said nonvolatile memory (column 3, lines 37-46).

As per claim 18:

Chesley substantially teaches a method of testing an electronic device that includes a CPU (Fig 2 # 22) and at least one memory (Fig 1 # 13), comprising the steps of: testing the at least one memory (column 1, lines 40-42), using the CPU (column 1, lines 40-42); and testing the CPU (column 1, lines 42-44).

Chesley does not explicitly teach the method of assembling the CPU and memory on separate chips.

However, AAPA in an analogous art teaches assembling, fabricating and packaging the CPU and memory in one embodiment (page 1, lines 13-23). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of testing presented in Chesley's invention to test SIP, since one of ordinary skill in the art would have realized that

Art Unit: 2138

using Chesley's method to test SIP would decrease the duration of testing and reduce the number of testing pins. Further it should be noted that despite the fact that both the CPU and memory are placed on the same chip, it would have been obvious to one of ordinary skill in the art at the time the invention was made to place the CPU on a different chip as that from memory, since it has been held that rearranging parts of an invention involves only routines skill in the art. *In re Japikse*, 86 USPQ 70.

As per claim 19:

Chesley/AAPA teaches the method, further comprising the step-of: loading said testing program from the nonvolatile memory into a volatile memory, said executing of said testing program then being from said volatile memory (column 3, lines 46-49).

As per claim 20:

Chesley/AAPA teaches the method further comprising the step of: including said volatile memory in the system-in-package (Fig 1 #14).

As per claim 21:

Chesley/AAPA teaches the method, further comprising the step of: storing results of said executing in the nonvolatile memory (Figure 2 # 28, column 3, lines 49-54).

As per claim 23:

Chesley substantially teaches an electronic device comprising: a nonvolatile memory (Fig 1 # 13), wherein is stored a first testing program for testing said nonvolatile memory (column 3, lines 7-10); and a volatile memory

Art Unit: 2138

(Fig 1 # 14), operationally connected to said nonvolatile memory (Fig 1 # 24); and wherein a second program, for testing said volatile memory, is stored in said nonvolatile memory (column 3, lines 47-49).

Chesley does not explicitly teach the method of assembling the CPU and memory on separate chips.

However, AAPA in an analogous art teaches assembling, fabricating and packaging the CPU and memory in one embodiment (page 1, lines 13-23). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of testing presented in Chesley's invention to test SIP, since one of ordinary skill in the art would have realized that using Chesley's method to test SIP would decrease the duration of testing and reduce the number of testing pins. Further it should be noted that despite the fact that both the CPU and memory are placed on the same chip, it would have been obvious to one of ordinary skill in the art at the time the invention was made to place the CPU on a different chip as that from memory, since it has been held that rearranging parts of an invention involves only routines skill in the art. *In re Japikse*, 86 USPQ 70.

As per claim 26;

Chesley substantially teaches a method of testing a system-in-package that includes a nonvolatile memory (Fig 1 # 13) and a volatile memory (Fig 1 # 14), comprising the steps of: (a) executing a first testing program in order to test the volatile memory (column 3, lines 47-49); and (b) storing results of said executing in the nonvolatile memory (column 3, lines 49-53).

Chesley does not explicitly teach the method of assembling the CPU and memory on separate chips.

However, AAPA in an analogous art teaches assembling, fabricating and packaging the CPU and memory in one embodiment (page 1, lines 13-23). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the method of testing presented in Chesley's invention to test SIP, since one of ordinary skill in the art would have realized that using Chesley's method to test SIP would decrease the duration of testing and reduce the number of testing pins. Further it should be noted that despite the fact that both the CPU and memory are placed on the same chip, it would have been obvious to one of ordinary skill in the art at the time the invention was made to place the CPU on a different chip as that from memory, since it has been held that rearranging parts of an invention involves only routines skill in the art. In re-Japikse, 86 USPQ 70.

As per claim 27:

Chesley/AAPA teaches the method further comprising the steps of: executing a second testing program in order to test the nonvolatile memory (column 3, lines 10-16); and (d) storing results of said executing of said second testing program in the nonvolatile memory (column 3, lines 30-45).

Claim Rejections - 35 USC § 103

The factual inquiries set forth in Graham v. John Deere Co., 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

Art Unit: 2138

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 6, 17, 22 & 28 are rejected under 35 U.S.C. 103(a) as being unpatentable Chesley/AAPA US Pat no. 4,333,142, and further in view of Takizawa US Pat no. 6198663 B1

As per claim 6:

Chesley/AAPA substantially teaches a method of testing an electronic device that includes a CPU (Fig 2 # 22) and at least one memory (Fig 1 # 13), comprising the steps of: (a) testing the at least one memory (column 1, lines 40-42), using the CPU (column 1, lines 40-42); and b) testing the CPU (column 1, lines 42-44).

Chesley/AAPA does not explicitly teach teaches the method, wherein said testing of said at least one memory is effected during a burn-in of the electronic device.

However, Takizawa in an analogous art teaches the method, wherein said testing of said at least one memory is effected during a burn-in of the electronic device (Figure 1 # 61a, column 4, lines 34-47). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to execute testing during a burn-in of the electronic device, since one of ordinary skill in the art would have recognized that executing testing during a burn-in

Art Unit: 2138

would have assisted in stabilizing outputs, and identifying early life failures normally resulting from thermal or other effects.

As per claims 17, 22 & 28:

Rejected based on the same argument as claim 6.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors

Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology

Technical Amendments Act of 2002 do not apply when the reference is a U.S.

patent resulting directly or indirectly from an international application filed before

November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Claims 1, 7, 18, 23 & 26 are rejected under 35 U.S.C. 102 (b) as being unpatentable over Helbig, SR. et al. US Pat no. 6,311,273 B1.

As per claims 1, 7, 18. 23, & 26:

Helbig, SR. et al. teaches a method of assembling and testing an electronic device (Figure 1), comprising the steps of:

a) fabricating a CPU on a first chip (Figure 1 # 24), b) fabricating at least one memory on a respective second chip, all said chips being physically independent (Figure 1 # 26 & 28); c) packaging said CPU with said at least one memory within a common package, with said CPU operationally connected to every said memory (claim 3, lines 5-30); d) testing at least one memory using the CPU (column 4, lines 9-50); and e) testing the CPU (columns 4, lines 9-50).

Claims 1, 7, 18, 23 & 26 are rejected under 35 U.S.C. 102 (e) as being unpatentable over Malladi et al. US Pat no. 6,636,825 B1.

As per claims 1, 7, 18. 23, & 26:

Malladi et al. teaches a method of assembling and testing an electronic device, comprising the steps of:

a) fabricating a CPU on a first chip (column 1, lines 10-31), b) fabricating at least one memory on a respective second chip, all said chips being physically independent (column 1, lines 10-31); c) packaging said CPU with said at least one memory within a common package, with said CPU operationally connected to every said memory (column 2, lines 25-65); d) testing at least one memory using the CPU (column 2, lines 25-65); and e) testing the CPU (claim 1).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**.

See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saqib J. Siddiqui whose telephone number is (571) 272-6553. The examiner can normally be reached on 8:00 to 4:30. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-

free)

Saqib Siddiqui Art Unit 2138 07/09/2006

> GUY LAMARRE PRIMARY EXAMINER